## **VLSI IEEE PAPERS-2017**

S.NO	CODE	TITLES	YEAR
1	CTVL01	Content Addressable Memory—Early Predict and	
		Terminate Precharge of Match-Line	2017
2	CTVL02	RoBA Multiplier: A Rounding-Based Approximate	
		Multiplier for High-Speed yet Energy-Efficient	2017
		Digital Signal Processing	
3	CTVL03	Design of Efficient BCD Adders in Quantum Dot	
		Cellular Automata	2017
4	CTVL04	Efficient Designs of Multiported Memory on FPGA	2017
5	CTVL05	Power-Gated 9T SRAM Cell for Low-Energy Operation	2017
6	CTVL06	Efficient Designs of Multiported Memory on FPGA	2017
7	CTVL07	Register Less Null Conversion Logic	2017
8	CTVL08	Energy-Efficient TCAM Search Engine	
		Design Using Priority-Decision in	2017
		Memory Technology	
9	CTVL09	Energy-Efficient Adaptive Match-Line Controller	
		for Large-Scale Associative Storage	2017
10	CTVL10	A Hybrid Time Borrowing Technique to Improve	
	את ו	the Performance of Digital Circuits	2017
		in the Presence of Variations	
11	CTVL11	An Efficient Component for Designing Signed Jinnovatio	n
		Reverse Converters for a Class of RNS Moduli	2017
		Sets of Composite Form $\{2k, 2P-1\}$	
12	CTVL12	Design of Power and Area Efficient Approximate Multipliers	2017
13	CTVL13	Dual-Quality 4:2 Compressors for Utilizing in	
		Dynamic Accuracy Configurable Multipliers	2017
14	CTVL14	Reliable Low-Latency Viterbi Algorithm	
		Architectures Benchmarked	2017
		on ASIC and FPGA	
15	CTVL15	Test Stimulus Compression Based on Broadcast Scan with	2017

		One Single Input	
16	CTVL16	Sign-Magnitude Encoding for Efficient VLSI	
		Realization of Decimal Multiplication	2017
17	CTVL17	Optimized Design of an LSSD Scan Cell	2017
18	CTVL18	Low-Power Scan-Based Built-In Self-Test Based	
		on Weighted Pseudorandom Test Pattern	2017
		Generation and Reseeding	
19	CTVL19	A Memory-Based FFT Processor Design With	
		Generalized Efficient Conflict-Free	2017
		Address Schemes	
20	CTVL20	An Improved DCM-based Tunable True Random	
		Number Generator for Xilinx FPGA	2017
21	CTVL21	Seven-bit 700-MS/s Four-Way Time-Interleaved SAR ADC With	
		Partial Vcm-Based Switching	2017
22	CTVL22	High-Speed Parallel LFSR Architectures Based	
		on Improved State-Space Transformations	2017
23	CTVL23	LFSR-Based Generation of Multicycle Tests	2017
24	CTVL24	Low Latency and Low Error Floating-Point	
		Sine/Cosine Function Based	2017
		TCORDIC Algorithm	
25	CTVL25	Hardware/Software Approach to Designing	
		Low-Power RNS-Enhanced Arithmetic Units	2017
26	CTVL26	Low-Power Scan-Based Built-In Self-Test Based innovation	n
		on Weighted Pseudorandom Test Pattern	2017
		Generation and Reseeding	
27	CTVL27	Novel Radiation-Hardened-by-Design (RHBD)	
		12T Memory Cell for Aerospace Applications	2017
		in Nanoscale CMOS Technology	
28	CTVL28	Overloaded CDMA Crossbar for Network-On-Chip	2017
29	CTVL29	Resource-Efficient SRAM-based Ternary Content Addressable	
		Memory	2017

30	CTVL30	Scalable Approach for Power Droop Reduction	2017
		During Scan-Based Logic BIST	
31	CTVL31	Selecting Replacements for Undetectable Path Delay Faults	2017
32	CTVL32	Test Stimulus Compression Based on Broadcast Scan with	
		One Single Input	2017
33	CTVL33	Precharge-Free, Low-Power	
		Content-Addressable Memory	2016
34	CTVL34	A High-Performance FIR Filter Architecture for	
		Fixed and Reconfigurable Applications	2016
35	CTVL35	Fault Tolerant Parallel FFTs Using Error Correction Codes and	
		Parseval Checks	2016
36	CTVL36	High-Speed and Energy-Efficient Carry Skip Adder	
		Operating Under a Wide Range of	2016
		Supply Voltage Levels	
37	CTVL37	Code Compression for Embedded Systems	
		Using Separated Dictionaries	2016
38	CTVL38	Design for Testability of Sleep Convention Logic	2016
39	CTVL39	Low-Cost Multiple Bit Upset Correction in	
		SRAM-Based FPGA Configuration Frames	2016
40	CTVL40	Low-Cost High-Performance VLSI Architecture for	
	I DI	Montgomery Modular Multiplication	2016
41	CTVL41	A Low-Cost Low-Power Ring Oscillator-Based	
		Truly Random Number Generator for gns of innovatio	2016
		Encryption on Smart Cards	
42	CTVL42	Area-Efficient 128- to 2048/1536-Point	
		Pipeline FFT Processor for LTE and	2015
		Mobile WiMAX Systems	
43	CTVL43	Design and Implementation of High-Speed and	
		Energy-Efficient Variable-Latency Speculating Booth	2015
		Multiplier (VLSBM)	
44	CTVL44	Configurable Folded IIR Filter Design	2015

45	CTVL45	Reverse Converter Design via Parallel-Prefix Adders: Novel	
		Components, Methodology, and Implementations	2015
46	CTVL46	Variable Latency Speculative Han-Carlson Adder	2015
47	CTVL47	Z-TCAM: An SRAM-based Architecture for TCAM	2015
48	CTVL48	Fault Tolerant Parallel Filters Based on Error Correction Codes	2015
49	CTVL49	Scan Chain Masking for Diagnosis of Multiple	
		Chain Failures in a Space Compaction	2015
		Environment	
50	CTVL50	Asynchronous Domino Logic Pipeline Design	
		Based on Constructed Critical Data Path	2015

