

NO	TITLE	YEAR
<b>CLVLSI-01</b>	A Mixed-Decimation MDF Architecture for Radix-2k Parallel FFT	JAN 2016
<b>CLVLSI-02</b>	An FPGA Architecture and CAD Flow Supporting Dynamically Controlled Power Gating	JAN 2016
<b>CLVLSI-03</b>	Code Compression for Embedded Systems Using Separated Dictionaries	JAN 2016
<b>CLVLSI-04</b>	In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers	JAN 2016
<b>CLVLSI-05</b>	A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications	FEB 2016
<b>CLVLSI-06</b>	A Method to Design Single Error Correction Codes With Fast Decoding for a Subset of Critical Bits	FEB 2016
<b>CLVLSI-07</b>	A Performance Degradation Tolerable Cache Design by Exploiting Memory Hierarchies	FEB 2016
<b>CLVLSI-08</b>	Design for Testability of Sleep Convention Logic	FEB 2016
<b>CLVLSI-09</b>	Efficient Dynamic Virtual Channel Organization and Architecture for NoC Systems	FEB 2016
<b>CLVLSI-10</b>	Fault Tolerant Parallel FFTs Using Error Correction Codes and Parseval Checks	FEB 2016
<b>CLVLSI-11</b>	High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels	FEB 2016
<b>CLVLSI-12</b>	Low-Cost High-Performance VLSI Architecture for Montgomery Modular Multiplication	FEB 2016
<b>CLVLSI-13</b>	High-Speed Hardware Implementation of Fixed and Runtime Variable Window Length 1-D Median Filters	MAR 2016

<b>CLVLSI-14</b>	An FPGA Implementation for Solving the Large Single-Source-Shortest-Path Problem	MAR 2016
<b>CLVLSI-15</b>	High-Performance Deadlock-Free ID Assignment for Advanced Interconnect Protocols	MAR 2016
<b>CLVLSI-16</b>	Low-Cost Multiple Bit Upset Correction in SRAM-Based FPGA Configuration Frames	MAR 2016
<b>CLVLSI-17</b>	Functional Test Generation for Hard-to-Reach States Using Path Constraint Solving	JUN 2016
<b>CLVLSI-18</b>	Low-Cost Low-Power Ring Oscillator-Based Truly Random Number Generator for Encryption on Smart Cards	JUN 2016
<b>CLVLSI-19</b>	EMDBAM: A Low-Power Dual Bit Associative Memory With Match Error and Mask Control	FUT
<b>CLVLSI-20</b>	LUT Optimization for Distributed Arithmetic-Based Block Least Mean Square Adaptive Filter	FUT